A VLSI-based parallel architecture for block-matching motion estimation in video coding applications

Donglai Xu, James Noras, William Booth

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we proposed a flexible VLSI-based parallel processing architecture for an improved three-step search (ITSS) motion estimation algorithm that is superior to the existing three-step search (TSS) algorithm in all cases and also to the recently proposed new three-step search (NTSS) algorithm if used for low bit-rate video coding, as with the H.261 standard. Based on a VLSI tree processor and an FPGA addressing circuit, the architecture can successfully implement the ITSS algorithm on silicon with the minimum number of gates. Because of the flexibility of the architecture, it can also be extended to implement other three-step search algorithms.
Original languageEnglish
Title of host publicationProgress in computer research
EditorsFrank Columbus
PublisherNova Science Publishers
ISBN (Print)1590330110
Publication statusPublished - 2001

Fingerprint Dive into the research topics of 'A VLSI-based parallel architecture for block-matching motion estimation in video coding applications'. Together they form a unique fingerprint.

Cite this