From Statecharts to Verilog: a formal approach to hardware/software co-specification

Shengchao Qin, Wei-Ngan Chin, Jifeng He, Zongyan Qiu

Research output: Contribution to journalArticle

119 Downloads (Pure)

Abstract

Hardware/software co-specification is a critical phase in co-design. Our co-specification process starts with a high level graphical description in Statecharts and ends with an equivalent parallel composition of hardware and software descriptions in Verilog. In this paper, we first investigate the Statecharts formalism by providing it a formal syntax and a compositional operational semantics. Based on that, a semantics-preserving linking function is designed to compile specifications written in Statecharts into Verilog. The obtained Verilog specifications are then passed to a partitioning process to generate hardware and software subspecifications, where the correctness is guaranteed by algebraic laws of Verilog.
Original languageEnglish
Pages (from-to)17-38
JournalInnovations in Systems and Software Engineering
Volume2
Issue number1
DOIs
Publication statusPublished - 2006

Bibliographical note

Author can archive post-print (ie final draft post-refereeing).

Fingerprint Dive into the research topics of 'From Statecharts to Verilog: a formal approach to hardware/software co-specification'. Together they form a unique fingerprint.

  • Cite this